Bahram Najafiuchevler

Senior FPGA/ASIC Developer, C++, Python, C, Verilog, SystemVerilog, VHDL, SystemC, Tcl