Advanced VHDL Verification – Made simple (Ankara) 31. Oct. 2017
» » » Advanced VHDL Verification – Made simple (Ankara) 31. Oct. 2017

Advanced VHDL Verification – Made simple (Ankara) 31. Oct. 2017

posted in: Courses, Events, Home_page | 0

 

Date: Oct 31 – Nov 2, 2017  (3 days)
Time of day:  9:00-16:30/17:00
Language: English
Place:   Ankara, Turkey
http://www.demorahotel.com.tr/
Registration fee: EUR 1900 +VAT
Course responsible: Ates Berna +90 216 9120167
Registration: To info@electraic.com
Deadline for registration: 13 October 2017
Seating is limited to 14 delegates.

========================================================

A description of the course can be found *** HERE ***

Leave a Reply