Accelerating FPGA Design (TBD, Germany) 20-21. November 2019
» » » Accelerating FPGA Design (TBD, Germany) 20-21. November 2019

Accelerating FPGA Design (TBD, Germany) 20-21. November 2019

posted in: Courses, Events, Home_page | 0
Date: November 20-21, 2019  (2 days)
Time of day:  9:00-16:30/17:00  (TBD)
Language: English
Place:   TBD, Germany
Registration fee: EUR 1250 +VAT,
Course responsible: Espen Tallaksen, Bitvis AS     (Mobile: +47 934 21 277)
Registration: If you received an invitation from Trias or first noticed this course on their web-site please register via them: see  TRIAS course site.
Otherwise please register to info@bitvis.no and give the following information: Name, Company name, Company Address, Email, Mobile, – and if required by your company a Purchase order reference.
Deadline for registration: NOTE: Seating is limited, and priority will be given based on time of registration.

========================================================

A description of the course can be found *** HERE ***