Latest publications

Advanced VHDL Verification – Made simple. Date: 5-7 May 2020  (3 days) Time of day:  9:00-16:30/17:00 (TBD) Language: English Place:   Berlin, Germany Registration fee: EUR 1850 +VAT Course responsible: Espen Tallaksen, Bitvis... Read More

Advanced VHDL Verification – Made simple. Date: November 24-26, 2020  (3 days) Time of day:  9:00-16:30/17:00 (TBD) Language: English Place:   Munich, Germany Registration fee: EUR 1850 +VAT Course responsible: Espen Tallaksen, Bitvis... Read More

Advanced VHDL Verification – Made simple. A general introduction to modern verification methodology and to UVVM – as the fastest growing FPGA and ASIC verification methodology in Europe. (26% of all FPGA designers... Read More

Advanced VHDL Verification – Made simple. Date: November 12-14, 2019  (3 days) Time of day:  9:00-16:30/17:00 (TBD) Language: English Place:   Stuttgart, Germany Registration fee: EUR 1850 +VAT Course responsible: Espen Tallaksen, Bitvis... Read More

Advanced VHDL Verification – Made simple. Date: June 18-20, 2019  (3 days) Time of day:  9:00-16:30/17:00 (TBD) Language: English Place:   Copenhagen, Denmark(at Circle Consult in Nærum, Rundforbivej 271A) Registration fee: EUR 1850... Read More

Advanced VHDL Verification – Made simple. Date: November 13-15, 2018  (3 days) Time of day:  9:00-16:30/17:00 Language: English Place: Scandic Hotel Asker Asker (just outside Oslo), Norway Registration fee: NOK 19.000 (for multiple participants... Read More