FPGA Development Best Practices, Copenhagen (DK), March 24-26

Published: 24. Mar 2015

FPGA Development Best Practices    

Copenhagen, Denmark: Location TBD

Date: March 24-26, 2015

Time of day: Tues: 10:00-16:30,   Wedn: 9:00-16:30,   Thur: 8:30-15:30

Language: The course will be held in English. All slides are in English

Place: TBD

Registration fee: DKK 15.600 
    (Discount for customers and multiple participants from the same company)    

Lunch and coffee:  Included in the registration fee

Course responsible: Espen Tallaksen, Bitvis AS     (Mobile: +47 934 21 277)

Registration and local info: EE-Training (DK)

The course will be held in cooperation with Rolf V. Østergaard, EE-Training in Denmark.

The number of participants is limited. Priorities in order of registration.
The course may be cancelled if insufficient number of participant.

A description of the course and related info can be found here  

The feedback from previous course participants in Norway, Sweden and Denmark has been very good (from designers at all levels, from 1 to 30 years experience).
Please see the excellent feedback from our last course in Sweden, Nov. 2014.

Main focus in this course is quality and efficiency improvement, making you a better designer and your company a better product development organisation. The course is very relevant also for digital ASIC development.

In addition to the agenda and information below, please also see the attached presentations for:

a) More information, including scope, target audience, prerequisites, etc
b) Background-information & Motivation. Typical FPGA product and project problems

---------------------------------------------------------------------------------

 

This is a Best Practices course.
The course is complementary to the courses offered by FPGA vendors and tool vendors - and also complementary to more general courses offered by Doulos, Esperan, etc. and various universities. The broad agenda - with a strong focus on the issues that matter the most for efficiency and quality, makes this a good platform for a pragmatic approach to improving your FPGA projects.
The course is very compact – in order to get the most out of busy designers’ valuable time.

This course may also be held on-site on request - with a duration of one to three days depending on your starting point and level of ambition. Such a course allows some flexibility and adaptation - and would promote more interaction. Presentation in English or Norwegian as requested.

(A description of the course and related info can be found here )