People

This is a brief overview of our developers.
We will send you CVs on request.

 IMG 8162

Espen Tallaksen
CEO and Principal FPGA/ASIC Developer
espen.tallaksen@bitvis.no
(29 years experience)

FPGA & ASIC 
LinkedIn profile 

 Wb

William Braathen
Sales Director 
william.braathen@bitvis.no

LinkedIn Profile

 IMG 8213

Trond Høgsaas
Principal Software Developer 
(16 years experience)

Embedded SW, Application SW
LinkedIn Profile

IMG 8204 

Michal Koziel
Principal Software Developer
(14 years experience)

Embedded SW, Application SW, Architecture, Debug, Test, HW
LinkedIn profile

IMG 8179 

Dag Sverre Skjelbreid
Principal FPGA/ASIC Developer
(19 years experience)

Design and verification FPGA/ASIC. Verilog, VHDL, SystemVerilog, VMM, Debug, Review, Bugfinder 
LinkedIn profile 

IMG 8187 

Sverre Vigander 
Principal FPGA/ASIC Developer
(15 years experience)

Design and verification FPGA/ASIC. Verilog, VHDL, SystemVerilog, VMM
LinkedIn profile

IMG 8166 

Herman Wintermark
Principal Software Developer
(15 years experience)

Embedded SW, Application SW, Architecture, Debug, Test
LinkedIn profile

 IMG 8230

Steffen Forså
Principal FPGA Developer

Design/Verification FPGA, Verilog, VHDL
LinkedIn Profile

IMG 8225 

Jørgen Krohn
Senior FPGA Developer

Design and Verification FPGA, VHDL 
LinkedIn profile

 
 IMG 8220

Espen Stenersen
Senior FPGA/SW Developer

Design/Verification FPGA, Verilog/SystemVerilog, VHDL
LinkedIn profile 

 IMG 8195

Jonathan Edvard Bjerkedok
FPGA Developer

Design and Verification FPGA, VHDL
LinkedIn profile

 IMG 8217

Daniel Hasselberg Blomkvist
FPGA Developer

Design and Verification FPGA, VHDL
LinkedIn profile

IMG_8772_small.jpg 

Tord Fauskanger
Senior Software Developer

Real Time, low-level, Application SW, Architecture, Debug, Test, Low level debugging
LinkedIn profile

 IMG 8169

Fredrik Stray
Senior Software Developer

Embedded SW, Application SW, Architecture, Debug, Test, LabVIEW, MatLAB
LinkedIn profile

 AF New Bk3

Andre Firing
FPGA Developer

Design and Verification FPGA, VHDL
LinkedIn profile

 Andreas Tornes 150X120

Andreas Tornes
Software Developer

Low level embedded software, C, C++, Achitecture, System design
LinkedIn profile

 Marius Elvegaard 3

Marius Elvegård
FPGA Developer

Design and Verification FPGA, VHDL
LinkedIn profile

 Arild Reiersen

Arild Reiersen
FPGA Developer

Design and Verification, FPGA, VHDL
LinkedIn profile

 DSC 7417

David Kristiansen
Software Developer

Low level embedded software, C
LinkedIn profile